<?xml version="1.0" encoding="gb2312"?>
<?xml-stylesheet type="text/xsl" href="inc/Templates/rss.xslt" ?>
<rss version="2.0"><channel><title>FPGA设计论坛--最新20篇论坛主题</title><link>http://www.fpga-cpld.com</link><language>zh-cn</language><description>FPGA设计论坛</description><copyright>http://www.fpga-cpld.com/</copyright><generator>Rss Generator By Dvbbs.Net</generator><webMaster>vqiao@163.com</webMaster><image><url>images/logo6.gif</url><title>FPGA设计论坛</title></image><item><title>32</title><link>http://www.fpga-cpld.com/dvbbs/dispbbs.asp?BoardID=2&amp;ID=26&amp;Page=1</link><author>5201yh</author><pubDate>2012-2-28 16:51:38</pubDate><description><![CDATA[要浏览本条信息请点击标题。]]></description></item><item><title>31</title><link>http://www.fpga-cpld.com/dvbbs/dispbbs.asp?BoardID=2&amp;ID=25&amp;Page=1</link><author>5201yh</author><pubDate>2012-2-28 16:47:53</pubDate><description><![CDATA[要浏览本条信息请点击标题。]]></description></item><item><title>30</title><link>http://www.fpga-cpld.com/dvbbs/dispbbs.asp?BoardID=2&amp;ID=24&amp;Page=1</link><author>5201yh</author><pubDate>2012-2-28 16:45:10</pubDate><description><![CDATA[要浏览本条信息请点击标题。]]></description></item></channel></rss>

